

SPECIFICATION, VALIDATION AND SIMULATION OF AN EVENT DRIVEN LOCAL COMPUTER NETWORK PROTOCOL

Henrikas PRANEVITCHIUS

Management Informatics Department
Kaunas University of Technology
3028 Kaunas, Studentų St. 50, Lithuania

Leo SINTONEN

Software Systems Laboratory
Tampere University of Technology
Box 527, SF-33101 Tampere, Finland

Abstract. An analysis of an event driven local area network protocol for special purposes in industrial applications is represented. The analysis is performed using the specification language ESTELLE/Ag and protocol analysis tool PRANAS-2. Validation was focused on the correctness media access algorithm, initialization of the protocol and recovery from error situations. The obtained simulation results can be used for comparison of the effectiveness of this protocol with other protocols.

Key words: specification, validation, simulation, local computer networks, high-speed protocols, specification language ESTELLE/Ag.

1. Introduction. There are many computer communication applications requiring high bandwidth and high reliability in operation, still making possible simple and low-cost implementation. This type of networks exists in robotics, vehicles, homes, etc. These applications set restrictions on system in terms of usable hardware, cost and cabling. Such networks are in many cases devoted to one special application and not to a general purpose use. The number of stations is typically small compared with typical LAN applications, and the variation of number of stations is small during the life cycle of the network.

Typical requirements for the media access protocols in these applications are: high reliability in the environment, where electrical disturbance level is high scalable bandwidth, self-stabilizing properties and simplicity combined with low cost of implementation. Solutions based on existing media access standards do not meet these requirements in many cases. The protocol described by Sintonen (1990) is designed to offer high bandwidth but keep the structure simple. The configuration is a physical bus, where stations form a logical ring. The algorithm is based on noticeable events on the bus, hence the name "event driven bus protocol" (Sintonen (1990)). It belongs to a class of implicit-token DAMA-schemes.

The protocol is distributed, except in the initialization phase. Every station listens to the bus and receives both the destination address and the source address, and stores them in the registers DA and SA respectively. A station also is capable of sending the bus and detecting the event "Frame ended". Algorithm for sending and receiving is as follows. Receiving: When a station notices its own address in the DA field, it receives the frame. Sending: When a station has a frame to send, it waits until it receives the address of its predecessor in the SA of the frame. Then it waits for the event "Frame ended". After that event happened it waits a time period $D', D' \leq 2 * d$, where d is the end to end delay of the bus. Then it sends its frame. After the end of frame it waits for a time delay $D, D \geq 2 * d$ to hear the next station begin sending. When this happens, the sending phase is ended. If a station has nothing to send when its turn comes, it sends an empty "no data" frame, a kind of a token, to give the turn to the next station in sequence.

There is one station which initializes the ring. This is the fixed control station. The control station also detects failed stations and is capable of executing a reconfiguration algorithm to restore the normal operation of the ring.

In this paper we represent the formal specification of this protocol based on the aggregative method (Pranevitchius, 1991). On the ground of this method protocols specification language ESTELLE/Ag and protocol analysis tool PRANAS-2 are created

(Pranevitchius, Pilkauskas and Chmieliauskas, 1991). There are some differences between ESTELE/Ag and the ESTELLE standard of ISO. Model of piece-linear aggregate is used (Pranevitchius, Pilkauskas and Chmieliauskas, 1991) in ESTELLE/Ag. The use of this model instead finite-state automaton, which is the formal background of the standard ESTELLE, gives us benefits we can express as the following main properties of the language:

- 1) the language is executable,
- 2) the language is multipurpose.

The first property requires leaving out some of the syntactical constructs, allowed in the ESTELLE standard, i.e. the descriptive of the language is reduced, e.g. the dynamic change of the specification structure is not defined while solving validation (verification) and simulation problems.

Meanwhile the second property demands introduction of several new constructs, widening the application field of the language. This means that specifications written in this language can be used in solving such different protocol design problems as validation, verification and simulation (Pranevitchius, Pilkauskas and Chmieliauskas, 1991).

Each protocol module is considered to be a piece-linear aggregate. Therefore the inner functioning of the module is define in terms of a mathematical model of the aggregate. The current state of the module is determined by the following components:

- 1) an internal structure of the module,
- 2) a set discrete variables,
- 3) a set of continuous variables.

The newly introduced constructions are not related to the module structure description. they are mainly related to the description of the module evolution (i.e. components 2 and 3). The set of discrete variables is similar to the one used in most finite-state models, i.e. it consists of the so-called "basic" and "context" variables describing the changes in the module state due to the occurrence of events. Syntactically they are described in a variable declaration part of each body definition as the ISO's ESTELLE standard. The con-

tinuous variables control the sequence of events. In ESTELLE/Ag these variables are called "operations".

Using the mentioned tools we created specification and performed validation of this protocol. In this validation we focus on the correctness of the initialization of the operation, correctness of the normal operation sequence and correctness of the self-stabilization. The same specification was used for simulating of protocol. Our simulation gives a basis to estimate the benefits of the protocol.

The organization of this paper is as follows: Firstly, aggregate specification of protocols is represented, and after that some results of validation and simulation are represented.

2. Aggregative specification of protocol. An aggregative scheme of specification of analyzed event oriented protocol is depicted in Fig. 1. The aggregates Station₀, Station₁, ..., Station_(n-1) depict stations which are switched on to the network and aggregate Bus describes the performance channel. Station₀ is the controlling one. The signals that are transmitted between the aggregates have been shown too. Formal description of the aggregates is executed according the approach represented by Pranevitchius (1991).

Aggregate station_{nr}, nr=1,n-1

1. Set of input signals

$X_{nr} = \{fr_end(m), bus_is_oc, no_data(m), fail\}$,

where $fr_end(m)$ - end transmitting of frame,

bus_is_oc - bus is occupied,

$no_data(m)$ - no data for transmission,

st_on - switching on of the station,

n - number of stations.

2. Set of output signals.

$Y_{nr} = \{beg_fr, end_trans, no_date, fail\}$,

where beg_fr - beginning of transmitting frame,

end_trans - end of transmitting frame,

no_data - no data for transmitting,

$fail$ - station is switched off.




Fig. 1. Aggregate scheme of model.

3. Set of internal events.

$$E''_{nr} = \{e''_1(\text{taim_DI}), e''_2(\text{taim_D}), e''_3(\text{trans_fr}), e''_4(\text{arr_fr}), e''_5(\text{swit_of}), e''_6(\text{no_data})\},$$

where $e''_1(\text{taim_DI})$ - end of taimer DI ;

$e''_2(\text{taim_D})$ - end of taimer D ;

$e''_3(\text{trans_fr})$ - end transmitting of frame;

$e''_4(\text{arr_fr})$ - moment of arriving new frame;

$e''_5(\text{swit_of})$ - moment of switching off station;

$e''_6(\text{no_data})$ - no data for transmitting.

4. Controlling sequences:

$e''(\dots) \rightarrow \{\xi_{ij}\}$, $i = \overline{1,6}$, $j = \overline{1,\infty}$, where ξ_{ij} - duration of operation, after that occurs event $e''(\dots)$.

$$5. \nu(t_m) = \{\text{st}(t_m), \text{act}D(t_m), \text{sw}(t_m)\},$$

where

$$\text{st}(t_m) = \begin{cases} 0, & \text{no frame for transmitting;} \\ 1, & \text{there is a frame for transmitting;} \end{cases}$$

$$\text{act}D(t_m) = \begin{cases} 0, & \text{time } D \text{ is switched off;} \\ 1, & \text{timer } D \text{ is switched on;} \end{cases}$$

$$\text{sw}(t_m) = \begin{cases} 0, & \text{station is switched off;} \\ 1, & \text{station is switched on.} \end{cases}$$

6. Initial state.

$$\text{st}(t_0) := 0, \text{act}_D(t_0) := 0, \text{sw}(t_0) := 0,$$

$$W(e''_5(\text{swit_of})) := t_0 + \xi_{5j};$$

$$W(e''_4(\text{arr_fr})) := t_0 + \xi_{4j};$$

$$W(e''_3(\text{trans_fr})) := \infty;$$

$$W(e''_2(\text{taim_D})) := \infty;$$

$$W(e''_1(\text{taim_DI})) := \infty;$$

7. Transfer operators:

```

H[e' (fr_end)]:
  if sw(tm) = 1 and act_D(tm+1) = 1 then begin
    W(e''(taim_D), tm) := ∞;
    act_D(tm) := 0;
  end;
end;

H[e' (bus_is_oc)]:
  if sw(tm) = 1 and act_D(tm) = 1 then begin
    W(e''(taim_D), tm+1) := ∞;
    act_D(t) := 0;
  end;
end;

H[e'_3(no_date)]:
  if sw(tm) = 1 then begin
    if m = nr then W(e''(taim_DI), tm+1) := tm + ξ1i;
    if act_D = 1 then begin
      W(e''_2(taim_D), tm+1) := ∞;
      act_D = 0;
    end
  end
end;
end;

H[e'_4(st_on)]:
  st(tm+1) := 0;
  W(e''_4(tm+1), tm+1) := tm + ξ4i;
  W(e''_5(tm+2), tm+1) := tm + ξ5i;
end;

H[e''_1(taim_DI)]:
  y1 := beg_fr;
  if st(tm) = 1 then
    W(e''_3(trans_fr), tm+1) := tm + ξ3i;
  else
    W(e''_6(no_date), tm+1) := tm + ξ6i;
  end;
end;

```

```

H[e''2(taim_D)]:
  act_D := 0;
  end;
H[e''3(trans_fr)]:
  st(tm+1) := 0;
  W(e''2(taim_D), tm+1) := tm + ξ2i;
  act_D := 1;
  y2 := end_trans;
  end;
H[e''4(arr_fr)]:
  W(e''4(arr_fr), tm+1) := tm + ξ4i;
  if st(tm+1) = 0 then
    st(tm) := 1
  end;
H[e''5(swit_off)]:
  y4 := fail;
  sw(tm+1) := 0;
  W(e''1(taim_DI), tm+1) := ∞;
  act_D(tm+1) := 0;
  W(e''2(taim_DI), tm+1) := ∞;
  W(e''3(trans_fr), tm+1) := ∞;
  W(e''4(arr_fr)) := ∞;
  st(tm+1) := 0;
  end;
H[e''6(no_data)]:
  y := no_data;
  W(e''2(taim_D), tm+1) := tm + ξ2i;
  act_D := 1;
  end;

```

Aggregate Station_0. Functioning of this aggregate is similar that of aggregate Station nr and therefore only the differences are presented in respect to aggregate Station nr.

1. Set of input signals:

$$X_0 = \{[X_{nr} \setminus \text{st_on}] \cup \text{fail}(m)\},$$

where m – is the number stations switched on.

2. Set of output signals:

$$Y = \{[Y_{nr} \setminus \text{fail}] \cup \text{new_st}(m)\},$$

where m – the number of the switched on station.

3. Set of internal events:

$$E''_0 = \{[E''_{nr} \setminus e''_5(\text{swit_off})] \cup [e''_7(\text{taim_T}), \\ e''_{8i}(\text{swit_on}), i = \overline{1, n-1}]\},$$

where $e''_7(\text{taim_T})$ – end of taimer T ; $e''_{8i}(\text{swit_on})$ – i -th station switched on.

4. It is introduced controlling sequences for the events $e''_7(\dots)$ and $e''_{8i}(\dots)$:

$$e''_7(\text{taim_T}) \rightarrow \{T\}, \\ e''_{8i}(\text{swit_on}) \rightarrow \{\xi_{8ij}, i = \overline{1, n-1}, j = \overline{1, \infty}\},$$

where ξ_{8ij} – the operation duration after finishing the i -th station is switched on;

T – the duration of timer T .

5. $\nu(t_m) = \{\text{st}(t_m), \text{act_D}(t_m)\}$.

6. Initial state

$$\text{act_D}(t_0) := 1; \\ W(e''_7(\text{taim_T}), t_0) := t_0 + T; \\ W(e''_2(\text{taim_D}), t_0) := t_0.$$

7. Transfer operators:

$$H[e''_5(\text{fail}(m))]: \\ W(e''_{8, m-1}(\text{swit_on}), t_{m+1}) := t_m + \xi_{8i}; \\ \text{end}; \\ H[e''_7(\text{taim_T})]: \\ W(e''_1(\text{taim_DI}), t_{m+1}) := t_m + \tau_{DI}; \\ \text{end};$$

where τ_{DI} - the duration of *DI* timer.

```
H[e''sk(swit_on)] :
    y4 := new_st(k + 1);
end;
```

Aggregate Bus.

1. Set of input signals.

$$X = \{[\text{beg_fr, end_trans, no_date, new_st}(m)]_0, \\ [\text{beg_fr, end_trans, no_date, fail}]_1, \dots, \\ [\text{beg_fr, end_trans, no_date, fail}]_{n-1}\}.$$

2. Set of output signals

$$Y = \{[\text{fr_end}(m), \text{bus_is_oc, no_date}(m), \text{fail}(m)]_0, \\ [\text{fr_end}(m), \text{bus_is_oc, no_date}(m), \text{st_on}]_1, \dots, \\ [\text{fr_end}(m), \text{bus_is_oc, no_date}(m), \text{st_on}]_{n-1}\}.$$

3. Set of internal events.

$$E'' = \emptyset.$$

4. State

$$\nu(t_m) = \{q_i(t_m), i = \overline{1, n}, \text{kan}(t_m)\},$$

where $q_i(t_m) \in \{1, 2, \dots, n\}$,

$q_i(t)$ - the number of successor for i -th station,

$$\text{kan}(t_m) = \begin{cases} 0, & \text{channel is idle;} \\ 1, & \text{channel is occupied.} \end{cases}$$

5. initial state

```
kan(t0) := 0;
i = 1; while i < n do begin
    qi(t0) := i + 1;
    i := i + 1;
end.
```

6. Transfer operators:

```

H[e'_{1k}(new_st(p))]: k =  $\overline{2, n}$ 
  i := p;
  if i = n then i := 0
  while q_i(t_m) := 0 do begin
    i := i + 1;
    if i = n then i := 0
  end;
  j := 1;
  while q_j(t_m) ≠ i + 1 do j := j + 1;
  q_j(t_{m+1}) := p;
  q_p(t_{m+1}) := i + 1;
  y := st_on;
  end;

H[e'_{2k}(beg_fr)]: k =  $\overline{1, n}$ 
  kan(t_{m+1}) := 1;
  for i := 1 to n do
    if i ≠ k and q_i(t_m) > 0 then
      y_i := bus_is_oc
  end;

H[e'_{3k}(end_trans)]: k =  $\overline{1, n}$ 
  kan(t_{m+1}) := 0;
  for i := 1 to n do
    if i ≠ k and q_i(t_m) > 0 then
      y_i := fr_end[q_k(t_m)]
  end;

H[e'_{4k}(no_date)]: k =  $\overline{1, n}$ 
  for i := 1 to n do begin
    if i ≠ k and q_i(t_m) > 0 then
      y_i := no_date(q_k(t_m))
  end;

H[e'_{5k}(fail)]: k =  $\overline{2, n}$ 
  y_1 := fail(k);
  i := 1;
  while q_i(t_m) ≠ k do i := i + 1;

```

```

    qi(tm+1) := qk(tm);
    qk(tm+1) := 0;
end;

```

3. Results of validation. Correctness created specification was investigated by used protocol analysis system PRANAS-2 (Pranevitchius, Pilkauskas and Chmieliauskas, 1991). This system permits investigate general protocol properties such as: 1) completeness, 2) deadlock freeness, 3) boundedness, 4) cyclic behaviour, 5) termination.

In Tables 1 - 3 some results of validation are represented. The numbers which are included in brackets ... means number of state. Numbers written after *L*, *MO* and *M*[*i*] have the following meanings of discrete coordinates of state:

```

L : q1 q2 q3 kan
MO, nr, act_D, act_DI, act_T, act_trans_tr,
    st, n_act
M[i], i = 2, 3 : nr, act_D, act_trans_tr,
    act_DI, sw, st

```

In each state active operations are indicated also. Table 1 illustrates altering discrete and continuous coordinates transmitting frames in stations *MO*, *M1* and *M2*.

Table 2 illustrates altering coordinates when the first station is switched off and switched on. Table 3 illustrates switchings off and switchings on of the first and the second stations.

Table 1.

```

{32} L : 2 3 1 0 MO : 1 0 1 1 0 1 3 Tim_T Arr_Fr Taim_DI
      M[i] : 2 0 0 0 1 1 Swit_of Arr_Fr
      M[i] : 3 0 0 0 1 1 Swit_of Arr_Fr
            ↓ Taim_DI in MO
{58} L : 2 3 1 1 MO : 1 0 0 1 1 1 3 Tim_T Arr_Fr Trans_Fr
      M[i] : 2 0 0 0 1 1 Swit_of Arr_Fr

```

$M[_] : 300011$ Swit.of Arr-Fr
 ↓ Trans.Fr in $M0$
 {104} $L : 2310$ $MO : 1101003$ Tim.T Arr.Fr Taim.D
 $M[_] : 200111$ Swit.of Arr-Fr Taim.DI
 $M[_] : 300011$ Swit.of Arr-Fr
 ↓ Taim.DI in $M1$
 {79} $L : 2311$ $MO : 1001003$ Tim.T Arr.Fr Taim.D
 $M[_] : 201011$ Swit.of Arr-Fr Trans.Fr
 $M[_] : 300011$ Swit.of Arr-Fr
 ↓ Trans.Fr in $M1$
 {150} $L : 2310$ $MO : 1001003$ Tim.T Arr.Fr Taim.D
 $M[_] : 210010$ Swit.of Arr-Fr Taim.D
 $M[_] : 300111$ Swit.of Arr-Fr Taim.DI
 ↓ Taim.DI in $M1$
 {92} $L : 2311$ $MO : 1001003$ Tim.T Arr.Fr
 $M[_] : 200010$ Swit.of Arr-Fr
 $M[_] : 301011$ Swit.of Arr-Fr Trans.Fr
 ↓ Trans.Fr in $M2$
 {176} $L : 2310$ $MO : 1011003$ Tim.T Arr.Fr Taim.DI
 $M[_] : 200010$ Swit.of Arr-Fr
 $M[_] : 310010$ Swit.of Arr-Fr Taim.DI
 ↓ Taim.DI in $M0$
 {4} $L : 2311$ $MO : 1101003$ Tim.T Arr.Fr Taim.D
 $M[_] : 200110$ Swit.of Arr-Fr Taim.DI
 $M[_] : 310010$ Swit.of Arr-Fr
 ↓ Taim.DI in $M1$
 {17} $L : 2311$ $MO : 1001003$ Tim.T Arr.Fr
 $M[_] : 210010$ Swit.of Arr-Fr Taim.D
 $M[_] : 300110$ Swit.of Arr-Fr Taim.DI

Table 2.

{32} *L*: 2 3 1 0 *MO*: 1 0 1 1 0 1 3 *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 1 1 *Swit.of* *Arr.Fr*
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*
 ↓ *Swit.off* in *M1*

{30} *L*: 2 3 1 0 *MO*: 1 0 1 1 0 1 3 *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 0 0
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*
 ↓ *Taim.DI* in *MO*

{56} *L*: 2 3 1 1 *MO*: 1 0 0 1 1 1 3 *Tim.T* *Arr.Fr* *Trans.Fr*
 $M[\text{---}]$: 2 0 0 0 0 0
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*
 ↓ *Trans.fr* in *MO*

{186} *L*: 3 0 1 0 *MO*: 1 0 1 1 0 0 2 *Swit.on* *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 0 0
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*
 ↓ *Swit.on* in *MO*

{8} *L*: 2 3 1 0 *MO*: 1 0 1 1 0 0 3 *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 1 0 *Swit.of* *Arr.Fr*
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*

Table 3.

{32} *L*: 2 3 1 0 *MO*: 1 0 1 1 0 1 3 *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 1 1 *Swit.of* *Arr.Fr*
 $M[\text{---}]$: 3 0 0 0 1 1 *Swit.of* *Arr.Fr*
 ↓ *Swit.off* in *M1*

{30} *L*: 2 3 1 0 *MO*: 1 0 1 1 0 1 3 *Tim.T* *Arr.Fr* *Taim.DI*
 $M[\text{---}]$: 2 0 0 0 0 0

- $M[_i]$: 3 0 0 0 1 1 Swit.of Arr-Fr
 ↓ Taim.DI in MO
- {56} L: 2 3 1 1 MO: 1 0 0 1 1 1 3 Tim.T Arr-Fr Trans-Fr
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 1 1 Swit.of Arr-Fr
 ↓ Trans.fr in MO
- {102} L: 2 3 1 0 MO: 1 1 0 1 0 0 3 Tim.T Arr-Fr Taim.D
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 1 1 Swit.of Arr-Fr
 ↓ Taim.D in MO
- {186} L: 3 0 1 0 MO: 1 0 1 1 0 0 2 Swit.on Tim.T Arr-Fr Taim.DI
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 1 1 Swit.of Arr-Fr
 ↓ Swit.off in M2
- {185} L: 3 0 1 0 MO: 1 0 1 1 0 0 2 Swit.on Tim.T Arr-Fr Taim.DI
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 0 0
 ↓ Arr.fr in MO
- {318} L: 3 0 1 0 MO: 1 0 1 1 0 1 2 Swit.on Tim.T Arr-Fr Taim.DI
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 0 0
 ↓ Taim.DI in MO
- {192} L: 3 0 1 1 MO: 1 0 0 1 1 1 2 Swit.on Tim.T Arr-Fr Trans-Fr
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 0 0
 ↓ Trans.fr in MO
- {326} L: 3 0 1 0 MO: 1 1 0 1 0 0 2 Swit.on Tim.T Arr-Fr Taim.D
 $M[_i]$: 2 0 0 0 0 0
 $M[_i]$: 3 0 0 0 0 0

↓ Taim_D in MO

{506} L : 1 0 0 0 MO : 1 0 1 1 0 0 2 Swit_on Swit_on Tim_T Arr_Fr
Taim_DI

M[] : 2 0 0 0 0 0

M[] : 3 0 0 0 0 0

↓ Arr_fr in MO

{722} L : 1 0 0 0 MO : 1 0 1 1 0 1 1 Swit_on Swit_on Tim_T
Arr_Fr Taim_DI

M[] : 2 0 0 0 0 0

M[] : 3 0 0 0 0 0

↓ Swit_on [1]

{524} L : 2 1 0 0 MO : 1 0 1 1 0 1 2 Swit_on Tim_T Arr_Fr Taim_DI

M[] : 2 0 0 0 0 0 Swit_of Arr_Fr

M[] : 3 0 0 0 0 0

↓ Swit_on [2]

{3} L : 2 3 1 0 MO : 1 0 1 1 0 1 3 Tim_T Arr_Fr Taim_DI

M[] : 2 0 0 0 0 1 0 Swit_of Arr_Fr

M[] : 3 0 0 0 0 0 Swit_of Arr_Fr

4. Simulation results. Simulation results are represented in Table 4. Parameters of model are the following:

Taim_Frame – duration of frames,

Taim_Head – duration of head of frames,

Taim_D – duration of taimer D,

Taim_DI – duration of taimer DI,

Taim_T – duration of taimer D,

V – velocity of chanel,

n – number of station,

Arr_Frame – parameter of puasonian input stream,

T_swit_on and T_swit_off – intensivity of operations swit_on and swit_off, which have exponential distributions.

Characteristics of model:

Table 4. Simulation results. $\tau_{\text{Frame}}=800$ bit, $\tau_{\text{Head}}=160$ bit, $\tau_{\text{NoData}}=48$ bit, $T_{\text{aim}_D}=0,0000025$ s, $T_{\text{aim}_{DI}}=0,0000012$ s, $T_{\text{aim}_T}=100$ s, $\text{Swit}_{\text{on}}=\text{swit}_{\text{off}}=8$

1. $V = 10000000$, $\text{Arr}_{\text{Frame}} = 0,0011/\text{s}$				
n	T_{Wait}	L_{Wait}	R_{Useful}	K_{Full}
2	0,00011	0,00001	0,1418	0,8323
4	0,00013	0,00003	0,2806	0,8639
6	0,00016	0,00006	0,4118	0,8939
8	0,00019	0,00010	0,5297	0,9207
10	0,00025	0,00016	0,6304	0,9437
2. $V = 50000000$ b/s, $\text{Arr}_{\text{Frame}} = 0,0011/\text{s}$				
2	0,00002	0,00000	0,0307	0,4639
4	0,00002	0,00001	0,0611	0,4831
6	0,00003	0,00003	0,0917	0,5025
8	0,00003	0,00001	0,1219	0,5217
10	0,00003	0,00001	0,1529	0,5413
3. $V = 50000000$ b/s, $\text{Arr}_{\text{Frame}} = 0,0001351351/\text{s}$				
2	0,00002	0,00000	0,2012	0,5921
4	0,00003	0,00001	0,3848	0,6882
6	0,00004	0,00002	0,5399	0,7864
8	0,00006	0,00004	0,6513	0,8569
10	0,00009	0,00007	0,7160	0,8979

T_{Wait} – mean value of transmitting of frame including waiting time,

L_{Wait} – mean value of waiting time,

K_{Useful} – coefficient useful using of channel,

K_{Full} – coefficient of full using channel.

5. Conclusions. Formal analysis of protocol permitted to check correctness of functioning of protocol in difficult situations. The aggregate method and the protocol analysis tools were found to be well suited for event controlled protocols. The main advantage of this method is that the same specification is used for creating both validation and simulation models. The protocol was found to

be correct. Simulation results can be used to set the parameters of the protocol to meet the requirements of a particular application.

REFERENCES

- Pranevitchius, H. (1991). Aggregate approach for specification, validation, simulation and implementation of computer network protocols. In *Lectures Notes in Computer Science*, No 502, Springer-Verlag, pp. 431-437.
- Pranevitchius, H., V. Pilkauskas, and A. Chmieliauskas (1991). Automatized system for validation and simulation computer network protocols PRANAS-2. In *Automatic and Computer Technic*, No 6, Riga, pp. 9-18.
- Sintonen L. (1990). Event Driven Bus Architecture for Bounded Area Networks. In *Proc. 16 th Annual Conference of IEEE Industrial Electronics Society*, Pacific Grive CA, USA, pp. 539-541.

Received February 1993

H. Pranevitchius received the Degrees of Candidate of Technical Sciences at the Kaunas Politechnic Institute, Kaunas, Lithuania and Computer Science Institute of Latvian Academy of Sciences, Riga, Latvia, in 1970 and 1984, respectively. He is currently Professor and head the Department Management Informatic, Kaunas University of Technology. His research interests include simulation of complex systems and specification, validation, testing and simulation of computer networks protocols.

L. Sintonen Dr.tech., currently associate professor in Tampere University of Technology, Software Systems Laboratory. Graduated as diploma engineer in microwave and radio engineering from Helsinki University of Technology in 1966, licenciate 1971 and doctor 1980 in computer science, both from Tampere University of Technology. He has been working in industry, and since 1968 in Tampere University of Technology, first as laboratory engineer, later as associate professor since 1971. The main areas of interest are computer networks, high speed networks and distributed computer systems. Current research topics are protocol design and performance analysis and communication in distributed systems.